



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/808,225	03/23/2004	Robert P. Masleid	TRAN-P249	5029
45590 7590 12/27/2007 TRANSMETA C/O MURABITO, HAO & BARNES LLP TWO NORTH MARKET STREET THIRD FLOOR SAN JOSE, CA 95113				
EXAMINER				
MAL ANH D				
ART UNIT		PAPER NUMBER		
2814				
MAIL DATE		DELIVERY MODE		
12/27/2007		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/808,225

Applicant(s)

MASLEID ET AL.

Examiner

Anh D. Mai

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01 October 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 32-40, 42-46, 63-67 and 69-73 is/are pending in the application.
- 4a) Of the above claim(s) 32-38, 41, 47-62, 68 and 74 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 39, 40, 42-46, 63-67 and 69-73 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

Status of the Claims

1. Amendment filed April 27, 2007 is acknowledged. Claim 39 has been amended. Claims 63-74 have been added. Claims 32-74 are pending. Non-elected invention and species, claims 32-38 and 47-62 have been withdrawn.

Election/Restrictions

2. Applicant's election with traverse of Species 1, Claims 39, 40, 42-46, 63-67 and 69-73 in the reply filed on October 1, 2007 is acknowledged. The traversal is on the ground(s) that the Examiner fails to identify which claims belonging to certain species. This is not found persuasive because the identification of the association between the claims and species are the responsibility of the Applicant..

The requirement is still deemed proper and is therefore made FINAL.

3. This application contains claims drawn to an invention **nonelected with traverse** in the reply filed on October 1, 2007. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claim 72 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

There does not appear to be a written description of the claim limitation “the integrated circuit of Claim 69, further comprising a separation well *of a of said **second conductivity type disposed within one or more of the gaps*** and coupling one or more wells of the first conductivity type to the substrate” in the application as filed. (Emphasis added).

As shown in Fig. 1, the well disposes *within the gaps* has **first conductivity type**, not the second conductivity type.

Applicant must cancel the new matters.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 39, 40, 42-46, 63-67 and 69-72 are rejected under 35 U.S.C. 102(e) as being anticipated by Burr (U.S. Patent No. 6,586,817).

With respect to claim 39, Burr teaches an integrated circuit as claimed including:

a plurality of transistors (701; 702) having a principal operating voltage (V_{nw});

a deep n well capacitor structure comprising:
a deep n well (770) comprising n-material coupled to the principal operating voltage; and
p-type material disposed (in the gaps (790A, B) proximate the deep n well (770) and
coupled to the ground reference (Vpw). (See Fig. 7C).

With respect to claim 40, wherein the deep n well (770) of Burr is substantially surrounded by p type material.

With respect to claim 42, the deep n well (770) of Burr is parasitically coupled to the principal operating voltage (Vnw).

With respect to claim 43, the p type material of Burr comprises epitaxy.

Product by process limitation:

The expression “epitaxy” (claim 43) or “bulk” (claim 44) is/are taken to be a product by process limitation and is given no patentable weight. A product by process claim directed to the product per se, no matter how actually made, *In re Hirao*, 190 USPQ 15 at 17 (footnote 3). See *In re Fessman*, 180 USPQ 324, 326 (CCPA 1974); *In re Marosi et al.*, 218 USPQ 289, 292 (Fed. Cir. 1983); *In re Brown*, 459 F.2d 531, 535, 173 USPQ 685, 688 (CCPA 1972); *In re Pilkington*, 411 F.2d 1345, 1348, 162 USPQ 145, 147 (CCPA 1969); *Buono v. Yankee Maid Dress Corp.*, 77 F.2d 274, 279, 26 USPQ 57, 61 (2d. Cir. 1935); and particularly *In re Thorpe*, 227 USPQ 964, 966 (Fed. Cir. 1985), all of which make it clear that it is the patentability of the final structure of the product “gleaned” from the process steps, which must be determined in a “product by process” claim, and not the patentability of the process. See also MPEP 2113. Moreover, an old

Art Unit: 2814

and obvious product produced by a new method is not a patentable product, whether claimed in “product by process” claims or not.

Note that Applicant has burden of proof in such cases as the above case law makes clear.

With respect to claim 44, the p type material of Burr comprises bulk p material.

With respect to claim 45, the p type material of Burr comprises a p well.

With respect to claim 46, the p well of Burr is at substantially a same depth as said deep n well (770).

With respect to claim 63, the deep n well capacitor structure of Burr has a surface area selected to provide a specified amount of decoupling capacitance between one or more of the plurality of transistors and the principal operating voltage. (Same structure same function).

With respect to claim 64, the plurality of gaps (790A, B) between the pluralities of substructures of Burr does not close under bias conditions.

With respect to claim 65, the plurality of substructures of Burr provides connectivity between the p-type material (706B) beneath the deep n-well (770) and above (706A) the deep n-well (770).

With respect to claim 66, the integrated circuit of Burr further comprises a separation well disposed between (in the gaps (790A, B) the plurality of substructures (770) and between the p-type material (706B) beneath the deep n-well (770) and above (706A) the deep n-well.

With respect to claim 67, the separation well (in the gaps 790A, B) increases coupling between said p-type material (706B) beneath the deep n-well (770) and above (706A) the deep n-well (770).

With respect to claim 69, Burr teaches an integrated circuit as claimed including:

- one or more wells (706A) of a first conductivity type (P);
- one or more wells (711) of a second conductivity type (N);
- a first plurality of transistors (701) within the one or more wells (706A) of a first conductivity type;
- a second plurality of transistors (702) within the one or more wells (711) of a second conductivity type; and
- a deep well (770) of a second conductivity type (N) disposed between one or more wells (706A) of the first conductivity type (P) and a substrate (706B) of first conductivity type (P), wherein the deep well (770) includes a plurality of substructures (perforated 770) having a plurality gaps (790A,B) wherein the one or more wells (706A) of the first conductivity type are coupled to the substrate (706B). (See Fig. 7C).

With respect to claim 70, a principal operating potential (V_{nw}) of Burr is coupled between the deep well (770) and the substrate (706B).

With respect to claim 71, deep well (770) of Burr is further disposed between the one or more wells of second conductivity type (711) and the substrate (706B), and wherein the deep well (770) further includes a plurality of substructures (perforated 770) having a second plurality of gaps (790A,B) wherein one or more wells (711) of the second conductivity type (N) are adjacent to the substrate (706B).

With respect to claim 72, as best understood by the examiner, the integrated circuit of Burr further comprises a separation well (770) of the second conductivity type (N) disposed within one or more of the gaps (790A,B) and coupling one or more wells (706A) of the first conductivity type (P) to the substrate (706B).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 73 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr '817 as applied to claim 69 above, and further in view of Williams et al. (US Patent No. 6,900,091).

Burr is shown to teach all the features of the claim with the exception of explicitly further comprises additional wells of first and second conductivity type and a second deep well of second conductivity type such that the additional wells of the first conductivity type are isolated from the substrate by the second deep well.

However, Williams teaches an integrated circuit aside from deep well (152b) of a second conductivity type having plurality gaps, also includes:

one or more additional wells (154b) of first conductivity type (P);

one or more additional wells (153a) of second conductivity type (N); and

a second deep well (152a) of second conductivity type (N) disposed between one or more additional wells (154b; 153a) of first (P) and second (N) conductivity type and the substrate (151), wherein the one or more additional wells (154b) of first conductivity type (P) are isolated from the substrate (151) by the second deep well (152a). (See Fig. 7A).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the integrated circuit of Burr to additionally including the isolated well of the first conductivity type as taught by Williams so that difference types of device can be integrated into a same substrate without interfering with the functionality of other device, hence integrated circuit.

Response to Arguments

7. Applicant's arguments with respect to amended claims have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 8:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Anh D. Mai/
Primary Examiner, Art Unit 2814